OPERATORS

Index › Forums › System Verilog › OPERATORS

Tagged: 

  • Creator
    Topic
  • December 28, 2022 at 12:47 pm #4770
    prajna.dash14@gmail.com
    Participant

    ASSIGNMENT :3

    module streaming();

    int a, b, c;

    initial begin

    {>>{ a, b, c }} = 96’b1;

    $display(“a %x b %x c %x”,a,b,c);

    end

    endmodule

     

  • Creator
    Topic
  • You must be logged in to reply to this topic.